We study bottom-up grown semiconductor indium antimonide nanowires that are coated with shells of tin. The shells are uniform in thickness. The interface between Sn and InSb is abrupt and without interdiffusion. Devices for transport are prepared by in-situ shadowing of nanowires using nearby nanowires as well as flakes, resulting in etch-free junctions. Tin is found to induce a hard superconducting gap in the range 600 − 700 µeV. Superconductivity persists up to 4 T in magnetic field. A small island of InSb/Sn exhibits the coveted two-electron charging effect, a hallmark of charge parity stability. The findings open avenues for superconducting and topological quantum circuits based on new superconductor-semiconductor combinations.
As we enter the era of intermediate-scale quantum circuits [1, 2] , materials considerations come into renewed focus through their impact on quantum gate fidelity. The most successful solid state approaches rely either on superconductors [3] , or on semiconductors [4] , with the future topological platform to require a hybrid of both [5] . The search continues for the ultimate material capable of rendering moot the issue of intrinsic decoherence. In this context, the push for qubits based on Majorana zero modes that are expected to be topologically immune to decoherence [6] [7] [8] [9] has facilitated the introduction of high quality interfaces between superconducting metals and low-dimensional semiconductors [10] [11] [12] [13] .
Only a few superconductors were explored for Majorana qubits, most notably aluminum which is also the material of choice for transmon quantum processors [1] . Among advantages of aluminum are self-limiting native oxide and hard induced gap in proximate semiconductors [10, 12, 14, 15] . Due to this, aluminum is widely known to exhibit 2e charging in small islands, a crucial basic property that makes it a low-decoherence superconductor [16] [17] [18] [19] [20] [21] [22] . Among disadvantages of aluminum are a relatively small superconducting gap equivalent to 1 K, and a low critical magnetic field. This confines quantum computing to ultra-low temperatures and even further constrains how we design future topological qubits which will require a precise balance of several energy scales [23] .
Here we present induced superconductivity in InSb nanowires [24, 25] with Sn shells. InSb is the highest electron mobility group III-V semiconductor with strong spin-orbit coupling [26] and large Landé g-factors in the conduction band [27] . These are the primary ingredients of the Majorana recipe [28, 29] , making InSb an optimal material for the investigation of induced topological superconductivity [30] [31] [32] [33] [34] .
We find that when InSb nanowires are coupled to tin they exhibit hard induced superconducting gap up to 700 µeV. Superconductivity persists to a significant magnetic field, up to 4 Tesla for 15 nm thick Sn shells. Most importantly, islands of tin do exhibit 2e-periodic charging patterns. This effect is a landmark requirement for topological quantum computing as well as for transmon qubits, as it is a pre-requisite for long quasiparticle stability times. Our results indicate that there are more superconductors compatible with quantum computing, opening future directions for heterostructure tailoring and ultimately for high fidelity quantum circuits.
Our first goal is to investigate electron tunneling into Sn through InSb in the normal metal-superconductor (N-S) configuration. For this we need a nanowire with only one end covered by tin. We use the uncovered end to define a tunneling barrier and an N-contact. In order to avoid damage to InSb that results from etching away part of the Sn shell, we employ in-situ nanoscale shadowing [12, 22] . In this case it is an InSb flake, standing in front of the nanowire, that shadows the bottom of the wire during deposition of Sn in ultra-high vacuum [35] ( Fig. 1A ).
To prepare an N-S device the tin-coated nanowire is positioned onto a doped Si/SiO x substrate which is used as a back gate (BG) ( Fig. 1B) . A side gate (SG) is used to define and tune the tunneling barrier near the edge of the tin-free segment. The tunneling spectrum reveals a twoorders-of-magnitude suppression in conductance around zero bias (Fig. 1C ). This so-called hard gap indicates the elimination of decoherence pathways due to disorder and spurious subgap states. A superconducting tunneling peak is at ±680 µeV which is comparable to the gap arXiv:1912.06071v1 [cond-mat.mes-hall] 11 Dec 2019 of tin. In magnetic field, the hard gap is found to persist beyond 2 Tesla, with the gap "softening" at higher fields and fully closing around 4 Tesla ( Fig. 1D ). Magnetic field resilience is an indicator of a thin uniform shell. It is another advantage of Sn since topological, spin and some superconducting qubits operate at high magnetic fields. Supporting Materials contain extended data images and source files for this device, for all devices presented in the main text and from additional devices.
Next, we study superconductor-superconductor (S-S) devices with both ends of the nanowire covered by tin, and only a narrow break in the shell to define an InSb weak link ( Fig. 2A ). For this we use a previously developed method of shadowing the Sn flux by criss-crossing nanowires [12] . We first study tunneling between two tin islands ( Fig. 2B ). We observe a smooth nanowire pinch off void of accidental quantum dot states. Three finite-bias resonances are observed, marked 4∆, 4∆/2 and 4∆/3 in Fig. 2B . This sequence is a manifestation of Multiple Andreev Reflection processes, which are characteristic of transparent S-S junctions. They correspond to 615 µeV ± 10 µeV which is somewhat smaller than the gap observed in the N-S device (Fig. 1C ). At V BG < −1 V only the 4∆ resonance is observed. We interpret this as the superconducting tunneling regime. Because the S-S tunneling resonance is a peak in current, it appears as a peak-dip structure in conductance.
The resonance at zero bias in Fig. 2B is the Josephson supercurrent. This effect is best studied in the currentbias configuration (Fig. 2C ). The switching current (I sw ) from superconducting to normal state is a peak in differential resistance. I sw decays smoothly with more nega-tive V BG . The current-voltage characteristics are weakly hysteretic which is reflected in the asymmetry of I sw in positive and negative current bias. In magnetic field, the Josephson effect is observed up to 1.5 T and remains significant with sharp switching up to 0.5 T (see Supporting Materials). This significant field range is a positive development for schemes that require coupling and decoupling of topologically superconducting islands at finite magnetic field for Majorana fusion or braiding [36, 37] . Measurements on continuous-shell nanowires without shadow junctions yielded supercurrents in the range 20 − 30 µA corresponding to the critical current density of 2 × 10 6 A/cm 2 (data in Supporting Materials). The extracted products I sw R N (R N is the normal state resistance) are in the range 125 − 225 µeV, which is significant, and of the same order of magnitude as the gap.
In Fig. 3 we present key findings on 2e charging of a tin island. The island is defined between two nanowireshadow junctions in the N-S-N geometry ( Fig. 3A) . At zero magnetic field, we observe a single family of Coulomb peak resonances consistent with charging the entire island ( Fig. 3B ). At a finite magnetic field of 1 T, the frequency of Coulomb resonances doubles ( Fig. 3C, 3D ). We attribute data at zero field to 2e charging, and data at finite field to 1e charging. The transition from 2e to 1e is due to the superconducting gap or the lowest subgap state dropping in energy below the charging energy, which we estimate to be 0.3 meV (Figs. 3E, 3F). At finite magnetic field, it costs less energy to add electrons to the island one-by-one, while near zero field, due to hard gap superconductivity, it is advan- tageous to add electrons in pairs.
The two-electron charging effect is central for topological quantum computing because the states of a topological qubit are distinguished by even/odd island charge parity. If only 1e charging periodicity were observed, it would mean that despite a well-defined superconducting gap, electrons can be added to an island one at a time and the ability to distinguish the states of a topological qubit is scrambled. 1e periodicity is also detrimental for transmon qubits where single electron tunneling is a decoherence mechanism [38] .
Tin is an unusual material which has two different crystal phases with a phase transition at 13 • C. The lowtemperature α-Sn has a diamond cubic lattice, while the high temperature β-Sn is tetragonal. The electronic properties of both phases are very different. α-Sn is a semimetal which can also be a topological insulator in monolayer form [39] [40] [41] , whereas β-Sn is a metal with a superconducting transition temperature of 3.7 K.
For tin on InSb nanowires we assess the structural properties and elemental distribution using transmission electron microscopy (TEM). TEM images reveal a polycrystalline Sn shell of uniform thickness around the InSb nanowire ( 13 analyzed along the same nanowire. 11 of the grains are identified as β-Sn from the fast Fourier transform analysis of the interplanar distances ( Fig. 4C, inset) . Only two of those β-Sn grains show a preferential epitaxial relationship with InSb. In contrast, α-Sn is lattice matched to InSb and can grow epitaxially [42] . The predominantly β-Sn shell observed at room temperature by TEM is in agreement with superconductivity observed at low temperatures, suggesting that no phase transformation of Sn occurred upon device cooldown.
In addition to the uniform shell thickness, the nanowire shadow junctions used in S-S and N-S-N devices are sharp with Sn islands defined abruptly on each side of the junction (Fig. 4C ). Energy-dispersive x-ray spectroscopy (EDX) confirms that the Sn islands are isolated from each other and no interdiffusion between Sn and In is detected (Fig. 4D) . A uniform 3-nm-thick AlO x passivation layer covers the entire nanowire. Oxidation at the Sn-InSb interfaces is not detected but cannot be fully excluded (see Methods).
Our results illustrate that neither defect-free epitaxial wire-shell interfaces nor single vacuum cycle growth of nanowire and shell are crucial requirements for the demonstration of hard gap, field-resilient superconductivity and 2e charging. We conclude and discuss in the Methods section that the key components in attaining ro- bust induced superconductivity are (1) removal of InSb native oxide using atomic hydrogen prior to Sn growth, followed by (2) liquid nitrogen cooling of the nanowires during metal evaporation to produce a homogeneous ultrathin shell and (3) immediate passivation of the wireshell hybrid with a stable dielectric.
We anticipate follow-ups of this work to be further research into the formation of Sn and InSb interfaces, and experiments in the Majorana geometry in search for robust signatures of topological superconductivity. Going forward, Sn/InSb nanowire system can be studied for applications in transmon and topological qubits. Beyond Sn, other metals can be tried as replacements of Al in search for decoherence free qubit materials [22, 43, 44] . Interface requirements may increase for full topological qubit devices for which the dominant decoherence mechanisms are yet to be established experimentally.
Methods
Nanowire growth. InSb nanowires are grown using the vapor-liquid-solid technique in a horizontal metalorganic vapor phase epitaxy reactor. The first nanowires used in this work are stemless InSb nanowires with flakes as shadow objects (Fig. 1A) [24, 35] . Both InSb nanowires and flakes are grown on an InSb (111)B substrate with a selective-area mask and gold as catalyst. The second type of nanowires, shown in Figs. 2A and 3B are shadowed by other nanowires [12] . The InP (100) substrates are etched to expose the two {111}B facets, on which gold particles are deposited with an offset on the two opposing facets of a trench. Nanowires grow towards each other, such that the front wire shadows the back wire. InSb wires are grown on InP stems.
Sn shell growth. After transit in air, nanowire chips as grown are loaded into vacuum for subsequent growth of Sn shells. The chips are gallium bonded to molybdenum blocks. Atomic hydrogen cleaning is performed at 380 • C (thermocouple temperature) for 30 minutes, at an operating pressure of 5 × 10 −6 Torr consisting primarily of hydrogen ambient. Once cleaned, the samples are transferred in-vacuo to an ultra-high vacuum chamber dedicated for metal evaporation (base pressure < 5×10 −11 Torr). Here, the nanowire samples are cooled to 85 K (-188 • C) for 2 hours, prior to tin evaporation. 15nm-thick tin is then evaporated from an effusion cell at a growth rate of 7.5 nm/hr and an evaporation angle close to 60 • from sample normal. This shallow evaporation angle aids in-situ formation of Sn islands with nanowire or flake shadows. After Sn evaporation, while the sample is still expected to be at cryogenic temperatures (due to the thermal mass of the molybdenum block), a 3-nmthick shell of AlO x is electron-beam evaporated onto the nanowire sample, at normal incidence. The samples are then allowed to warm up to room temperature in vacuum.
Device fabrication and measurements. Device fabrication is similar to previous work on wires with epitaxial Al film [12] . Wires are transferred onto doped and thermally oxidized Si substrates using a micromanipulator under an optical microscope. Contacts and gates are patterned by electron-beam lithography by curing the resist at room temperature in vacuum to avoid nanowire heating and potential interdiffusion of Sn and In. Ar ion milling is performed to remove the AlO x layer before evaporating 10/150 nm of Ti/Au. Measurements are performed in a dilution refrigerator with a 30 mK base temperature using a combination of direct current and lock-in techniques. All voltage bias data are twoterminal measurements. A series resistance of ≈ 5kΩ due to measurement setup was taken into account in calculating conductance in all figures as well as renormalizing V axis in Figs 2B, S1, S2A. TEM studies were performed using a probe corrected microscope operated at 200 kV, equipped with a 100 mm 2 EDS detector.
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Supporting Materials
FIG. S1. Additional gate dependence data for flake-shadowed device A studied in Fig. 1 . Zero-field hard gap regime displays the presence of a quantum dot in the vicinity of a tunnel barrier. Soft gap is observed for higher magnetic fields up to 4T. VBG = 7.5 V.
FIG. S2. Additional data for device B studied in Fig. 2. (A) Differential conductance as a function of bias voltage and back gate voltage in the extended gate range compared with Fig.2. (B) and (C) show magnetic field dependence at VBG = −1.075 V, and VBG = −0.95 V, respectively. This device is at ≈ 60 • angle with magnetic field and as a result the gap closes at B ≈ 0.4 T, a lower field than in devices that were aligned parallel to the field, e.g. Fig. 1 . [46] . It was explained in the context of interference of supercurrent carried by multiple occupied subbands. Here, supercurrent remains significant up to 0.5 T. This can be due to shorter junctions studied, enhanced screening of magnetic field by the Meissner effect in the Sn contacts or due to a lower subband occupation. 75 T a zero bias conductance peak emerges from coalescence of two higher bias resonances. At these high magnetic fields the induced gap is soft, allowing for conductance at low bias, including the zero bias. The zero-bias peak is approximately 0.1 2e 2 /h. We attribute this peak to a trivial zero-bias crossing by subgap Andreev states.
FIG. S6. Device F is a two-shadow device of similar geometry to device C in Fig. 3 , however with a short Sn island of order 100 nm. For this device like device D the electron beam resist was baked at 175 • in the process of making side gates and contacts. Like device C, device F has three gates: two side gates aligned with the shadow junctions and a back gate. In contrast to device C which is in the N-S-N configuration, device F is in the S-S-S configuration with the center Sn island having superconducting leads due to the Sn shell. Nanowire F is at a 30 • angle with magnetic field. (A) Zero-bias conductance showing a 2e-periodic pattern of resonances at zero field and an 1e-periodic pattern at B = 0.4 T. Note that some resonances appear split. This is due to a subgap state that is lower in energy than the charging energy [21] . (B) Magnetic field evolution showing a transition from 2e-periodic to 1e-periodic pattern at finite field. (C) Differential conductance as a function of bias voltage and a combination of back gate and side gate voltages along the yellow dashed line in panel A. On the left, a zero-field scan reveals that the zero-bias conductance resonances are due to supercurrent through the S-S-S device which here manifest as zero-bias conductance peaks due to a voltage-bias measurement [47] . At finite field (right) a pattern of Coulomb diamonds is observed and no supercurrent is observed. Table S1 . Phase identification based on lattice spacings dhkl of 13 Sn grains imaged using high resolution TEM. All dhkl values are determined from Fast Fourier Transform patterns constructed from the HRTEM images. All patterns were calibrated by InSb lattice spacings present in the same images. The 211α spacing is not allowed based on crystal symmetry, but can appear in HRTEM images. The experimental inaccuracy in the dhkl values is estimated to be 2.0 percent considering the limited number of pixels in the FFT patterns. Based on this criterion, apart from grains A and L all grains can be assigned to the β-Sn phase. Grain R is presented in Fig. 4C .
